Abstract: Flight Control System is an integrated avionics system equipped with the minimum required components for an autonomous flight. This paper focuses on the Hardware Design of the
used in order to stabilize the aircraft during the flight.
The size-to-weight ratio is a very important aspect to be considered in the world of UAV's and because of this aspect, various small size Unmanned Aircraft Vehicles , also known as (UAV) are facing a huge challenge concerning to limited processing power [2] . The challenge is to maintain highend performance and high capabilities in small size UAV's, seen that it's a challenge to maintain this features into smaller vehicles. However, this features are in demand, note that the UAV's are widely being used in real world applications and different sectors of technology. Currently, there are multiple projects ongoing in the industry in order to improve numerous aspects concerning the unmanned aircraft vehicles. This project, aims to develop a hardware system design for UAV's based on FPGA and DSP. The implementation of the two processors in the system is expected to improve the processing power of the system. Also, the interface between the system components would be improved, resulting in a better FCS performance.
Materials and Methods:

Hardware Architecture
The main objective of this hardware design is to improve the processing power and optimize the performance to size ratio for a widely applicable flight control system (satisfactory for larger size vehicles as well as smaller size) a system enabled by Micro Electro Mechanical System (MEMS) sensor and embedded processing technologies.
A. Field Programmable Gate Array and Digital Signal Processor.
Field Programmable Gate Array (FPGA) plays a huge role in the system, seen that the Soft-Core CPU is build inside the FPGA and all system components are connected to the Soft-Core CPU through the FPGA. Digital System Processor (DSP) plays also an important role by providing the board its sequential processing power, while the FPGA perform low-level and parallel interface functions for external components such as GPS and the IMU. The DSP is multi-core based TMS320C6678 with many advantages for processing abilities, and it communicates with the FPGA through UART port to Avalon Data Bus. 
B. Sensors and Actuators
The sensor board is represented by ADIS16350, which is a Tri Axis Gyroscope and Accelerometer, which is basically the complete IMU set. This is augmented with absolute and differential pressure sensors and a μBlox GPS OEM module.
C. System Design with Nios-II
The embedded system in the FPGA employs Nios-II which is a processor system equivalent to a microcontroller or "computer on a chip" that includes a processor and a combination of peripherals and memory on a single chip [4, 6] . The idea is to combine a microcontroller based system with the FPGA in order to overcome the limitations of most FCS currently in the market, and improve the performance. 
System Interface
System components communicate within each other through a data bus called Avalon Interface.
The Avalon interface family defines interfaces appropriate for streaming high-speed data, reading and writing registers and memory, and controlling off-chip devices.
D. Avalon Data Bus and Memory
The Avalon interface is a synchronous interface defined by a set of signal types with roles for supporting data transfer. There are two types of Avalon interface port, Avalon Master Port and Avalon Slave Port. The Avalon Master Port initiates transfer and the Avalon Slave Port responds to transfer requests. The Avalon Bus communicates with the system memory (On-Chip Memory and SDRAM) in order to store data for the system [5, 6] .
E. Universal Asynchronous Receiver/Transmitter
The Universal Asynchronous Receiver/Transmitter (UART) core with Avalon interface implements a method to communicate serial character streams between an embedded system on an
Intel FPGA and an external device (in this case, Multi-Core DSP and GPS). The core implements the RS-232 protocol timing, and provides adjustable baud rate, parity, stop, and data bits. The core Output (DOUT) [10] . 
H. JTAG-UART
The JTAG UART core with Avalon interface implements a method to communicate serial character streams between a host PC and a Platform Designer system on an Intel FPGA. The user-visible interface to the JTAG UART core consists of two 32-bit registers, data and control, which are accessed through an Avalon slave port. An Avalon master, such as a Nios-II processor, accesses the registers to control the core and transfer data over the JTAG connection. The core operates on 8-bit units of data at a time; eight bits of the data register serve as a one-character payload [6] . After selecting all the components, the user has to assign priority of the components which is IRQ no. SOPC builder automatically assign base address to all components. When everything is settled, the system is generated and Quartus-II is ready to provide the schematic view of the generated system, as shown in fig. 12 . Based on the target board, the pins need to be assigned and the system is ready to be compiled.
Fig. 12. Embedded System Schematic View
Discussion
This research results proves that it is possible to build a Flight Control Computer System based on Field Programmable Gate Array, with a Soft-Core CPU feature, and combined with a Digital Signal Processing, for the improvement of processing power. After the system generates the schematic view in figure.12, the user can assign the pins, based on the user's board. The system can be then, loaded in the board and further experimentations can be done.
Conclusions
Various small size Unmanned Aircraft Vehicles are facing a huge challenge concerning to limited processing power. The challenge is to maintain high-end performance and high capabilities in small size UAV's, seen that it's a challenge to maintain this features into smaller vehicles. In this paper, a new method to overcome this challenge has been shown and performed. The method is a combination of FPGA/Soft-Core CPU and a Multi-Core DSP. Employing these two processors in the flight control system improves the FCS performance in terms of fast sequential processing of highlevel control algorithms. A demonstration has been made on how to implement a soft-core CPU in the FPGA and a schematic view of the generated system has been show. There is no doubt that this method is perfectly adaptable into real world application. 
